FPGA-based custom IP for quadrature encoders decoding

Authors

DOI:

https://doi.org/10.33571/rpolitec.v16n32a6

Keywords:

Quadrature encoder, custom IP, FPGA, robotics

Abstract

Quadrature encoders are the most widely used sensors to measure the position, speed and acceleration of motors. For its proper functioning, it is required the implementation of decoding circuits based on the pulse count and the determination of the direction of rotation of the motor shaft, considering the efficient use of resources and the elimi-nation of errors. Such circuits are usually implemented in microcontrollers-based or microprocessors-based plat-forms. However, FPGAs have characteristics that make them ideal for this type of application. In this work, a cus-tom IP for the conditioning of four quadrature encoders is presented, which generates count values for each encod-er on a time base that can be determined internally or externally and eliminate the errors that occur in the changes of the direction of rotation. The simulation results of the hardware description and its implementation in an FPGA-based mobile robot are presented.

Los encoders de cuadratura son los sensores más ampliamente utilizados para medir la posición, velocidad y aceleración de motores. Para su correcto funcionamiento se requiere la implementación de circuitos de decodificación basados en el conteo de pulsos y la determinación de la dirección de rotación, que consideren el uso eficiente de recursos y la eliminación de errores. Dichos circuitos se implementan usualmente en microcontroladores; sin embargo, las FPGAs tienen características que las hacen ideales para este tipo de aplicaciones. En este trabajo se presenta un módulo IP para el acondicionamiento de cuatro encoders de cuadratura, que genera valores de conteo para cada encoder en una base de tiempo que puede ser determinada interna o externamente y elimina los errores que se presentan en los cambios de dirección de rotación. Se presentan los resultados de simulación de la descripción de hardware y su implementación en un robot móvil basado en FPGA.

Article Metrics

 Abstract: 568  PDF (Español (España)): 343  HTML (Español (España)): 521 

PlumX metrics

Author Biographies

Andrés David Suárez-Gómez, Universidad Pedagógica y Tecnológica de Colombia

Wilson Javier Pérez-Holguín, Universidad Pedagógica y Tecnológica de Colombia

References

S. Sarkar and K. Sivayazi, “A New Decoding Logic for Quadrature Encoder Interfacing for Software Implementation on FPGA,” in 2018 3rd International Conference for Convergence in Technology (I2CT), 2018, pp. 1–4.

Y. Gorbounov, “Accurate Quadrature Encoder Decoding Using Programmable Logic,” J. Eng. Res. Technol., vol. 2, no. 4, 2016.

H. I. V. Jadan, C. R. M. Vera, R. P. Intriago, and V. S. Padilla, “Implementing a Kalman Filter on FPGA Embedded Processor for Speed Control of a DC Motor Using Low Resolution Incremental Encoders,” in Proceedings of the World Congress on Engineering and Computer Science, 2016, vol. 1.

K. Banerjee, B. Dam, and K. Majumdar, “An FPGA-based integrated signal conditioner for measurement of position, velocity and acceleration of a rotating shaft using an incremental encoder,” in 2016 IEEE First International Conference on Control, Measurement and Instrumentation (CMI), 2016, pp. 440–444.

A. Hace and M. Čurkovič, “Accurate FPGA-based velocity measurement with an incremental encoder by a fast generalized divisionless MT-type algorithm,” Sensors, vol. 18, no. 10, p. 3250, 2018.

J. Y. Wu, Z. Chen, A. Deguet, and P. Kazanzides, “FPGA-Based Velocity Estimation for Control of Robots with Low-Resolution Encoders,” in 2018 IEEE/RSJ International Conference on Intelligent Robots and Systems (IROS), 2018, pp. 6384–6389.

C. Quintáns, J. Fariña, and J. Marcos-Acevedo, “Improving the performance of incremental encoders with conditioning circuits based on FPGA,” Measurement, vol. 90, pp. 1–3, 2016.

O. Aydogmus and G. Boztas, “Implementation of an FPGA-Based Motor Control with Low Resource Utilization,” in 2019 4th International Conference on Power Electronics and their Applications (ICPEA), 2019, pp. 1–5.

D. S. Debnath, M. Pal, K. Banerjee, B. Dam, and K. Majumdar, “An FPGA-based incremental encoder signal conditioner with reduced error in rotational rate estimation over a wide range of rotational speeds,” in 2016 2nd International Conference on Control, Instrumentation, Energy & Communication (CIEC), 2016, pp. 120–124.

Published

2020-12-22

How to Cite

Suárez-Gómez, A. D., & Pérez-Holguín, W. J. (2020). FPGA-based custom IP for quadrature encoders decoding. Revista Politécnica, 16(32), 68–76. https://doi.org/10.33571/rpolitec.v16n32a6

Similar Articles

> >> 

You may also start an advanced similarity search for this article.